Home

This document is a cache from http://www.entegra.co.uk/pdfs/2009_Catalog_FINAL_eBook.pdf


e X3 and X5 module families feature high performance analog and digital ... Digital IO. Front panel 64 single-ended or 32-bit LVDS. 44 bits (J16) Cloc

Document source : www.entegra.co.uk


4
Innovative Integration | 805.578.4260 | www.innovative-dsp.com
High Performance
e X3 and X5 module families feature high performance analog and digital
IO on a standard PMC module format with a exible PCI Express host in-
terface bus. Each has a powerful user-programmable FPGA computing core
that is used for data acquisition and connects the I/O to the PCI Express host
interface.
Two Product Groups
e X3 group provides an extremely cost-e ective combination of analog or
digital I/O plus a Xilinx Spartan 3 or 3A DSP user-reprogrammable FPGA
which provides a plug-and-play, yet customizable solution for common data
acquisition, waveform generation and servo/control applications.
e X5 group provides a state-of-the-art combination of the newest genera-
tion, high-density, user-reprogrammable Virtex 5 FPGA logic meticulously
integrated with ultra-high-speed analog or digital I/O to address the most de-
manding radar, wireless RF and communications applications.
e X3 Product Group
e X3 PCI Express modules are industry standard XMCe devices which
deliver performance with lower system cost and less development e ort than
custom designs. Use X3 XMCe modules in any PCI Express system or any
XMCe-compatible carrier card. Eliminate custom hardware by harnessing the
power of PCI Express and customizable FPGA.
All X3 modules have a x1 PCI Express interface delivering 180 MB data
throughput to the Host, along with the exibility of user-customizable FPGA
signal processing. Board speci c analog or digital I/O ows directly into the
user-con gurable Spartan 3 logic device. e supplied stock logic function-
ality allows the board to be used out-of-the-box as high-speed I/O board in
which the large onboard RAM is con gured as a virtual FIFO, to increase the
instantaneous load-carrying capacity of the board to eliminate data overruns/
underruns during real-time streaming.
Using the VHDL source code or MatLab board support package contained
within the optional Framework Logic so ware package, you can readily cus-
tomize the functionality of the FPGA to include real-time processing such as
FIR and IIR lters on each channel, real-time FFT processing, ultra-fast feed-
back and control loops and much more. Use of MatLab/Simulink with the
MatLab board support package opens an entirely new range of real-solution
possibilities. Importantly, this capability can be e ectively used by anyone ­
you need not be an FPGA or logic design maven to e ectively develop custom
logic solutions!
e X5 Product Group
e X5 module family integrates high performance I/O with a Xilinx Virtex5
FPGA computing core on 75x150 mm module (IEEE1386) with a PCI Express
interface. e Virtex5 SXT FPGA provides up to 640 DSP48 elements com-
bined with memory blocks and logic that support a complete DSP system on a
chip. QDR SRAM and DDR2 DRAM memory pools provide the FPGA with
deep, fast memory that is critical to implementing e cient signal processing
algorithms and data acquisition.
Innovative's unique Velocia architecture provides up to 1 GB/s data
streaming to the host that is exible and extensible for all types of ap-
plications. Its fast and easy to use ­ allowing you to concentrate on your
application work because it handles all the data ow and routing. You
can freely mix high rate data streams with control and status making it
easy to adapt to your application, yet still achieve the full GB/s data rate
capabilities of the PCIe interface.
All X5 modules are architected to deliver high data throughput to the
Host, along with the exibility of user-customizable FPGA signal pro-
P15
XMC
42.3
PEX-PCI
Bridge
SRAM
2MB
Config ROM
XMC
P16
User
IO
SRAM
2MB
PCI Intf
Xilinx XC3S250E
App FPGA
Xilinx
1.8M Spartan 3A-DSP
or
1-2M Spartan 3
Board-specific I/O C
omplemen
t
QDR
SRAM
2MB
XMC.3
PCI
Express
8 lanes
XMC
J16
RIOs &
User IO
Config
ROM
DDR2
DRAM
64Mx16x4
J16
Links
PCI
Express
Intf
I/O
Intf
SRAM
Controller
DRAM
Controller
Triggering
App FPGA
Xilinx Virtex5
LX155T/SX95T
Board-specific I/O C
omplemen
t
X3 PCI Express XMC Module
PCI Express XMC Modules
Intelligent, Customizable I/O
High Performance IO and FPGA Core
X5 PCI Express XMC Module Architecture







Summary :

All X5 modules are architected to deliver high data throughput to the Host, along with the exibility of user-customizable FPGA signal pro- P15 XMC 42.3 PEX-PCI Bridge SRAM 2MB Config ROM XMC P16 User IO SRAM 2MB PCI Intf Xilinx XC3S250E App FPGA Xilinx 1.8M Spartan 3A-DSP or 1-2M Spartan 3 Board-specific I/O C omplemen t QDR SRAM 2MB XMC.3 PCI Express 8 lanes XMC J16 RIOs & User IO Config ROM DDR2 DRAM 64Mx16x4 J16 Links PCI Express Intf I/O Intf SRAM Controller DRAM Controller Triggering App FPGA Xilinx Virtex5 LX155T/SX95T Board-specific I/O C omplemen t X3 PCI Express XMC Module PCI Express XMC Modules Intelligent, Customizable I/O High Performance IO and FPGA Core X5 PCI Express XMC Module Architecture


Tags : logic,module,board,high,xmc,performance,modules,sram,host,xilinx,proides,all,processing





Terms    |    Link pdf-search-files.com    |    Site Map
   |    Content Removal Notice   
   |    Contact   

All books are the property of their respective owners.
Please respect the publisher and the author for their creations if their books copyrighted