Home

This document is a cache from http://read.pudn.com/downloads154/doc/project/681102/S3C6410X_Type_Circuit_Design_Guide_rev1.00.pdf


Circuit Design Guide

Document source : read.pudn.com


S3C6410_CIRCUIT DESIGN GUIDE REV 1.00
9. CF Controller
9.1 CF Interface
There are two operational modes in CF Controller. The one is an indirect mode and the other is a direct mode.
These operational modes can be selected by configuring INDEP_CF bit of MEM_SYS_CFG
register(0x7E00F120) in System Controller.
The host(CF controller in S3C6410X) can control device through EBI in indirect mode. If the IO voltage of external
memory is not 3.3V, a level shifter is required for data bus. The Level shifter needs a direction control bit for data
bus. Two pins, XhiIRQn or XirSDBW, can be selected for a direction control bit. (These two pins can be used as a
control bit not only in UDMA mode but also in PC-CARD mode and PIO mode.)
CF card or micro-drive can be connected directly to S3C6410X chip without being through memory port 0 in direct
mode. There are multiplexed signals which refer to below table, direct mode column for direct mode.
Indirect mode
Direct mode
(UDMA mode only)
I/O
Description
XhiCSn
Xm0CSn[4]
XhiADR[8]
O
Card enable strobe
PC card mode : lower byte enable strobe
True-IDE mode : chip selection (nCS0)
XhiCSn_main
Xm0CSn[5]
XhiADR[9]
O
Card enable strobe
PC card mode : higher byte enable strobe
True-IDE mode : chip selection (nCS1)
Xm0REGata
Xm0REGata
XhiADDR[6]
O
Register in CF card strobe
PC card mode : It is used for accessing register in CF card
True-IDE mode : DMA Acknowledge
Xm0OEata Xm0OEata
O
Output enable strobe
PC card mode : output enable strobe for memory
True-IDE mode : GND.
Xm0RESETata
Xm0RESETata
XhiADDR[4]
O
CF card reset
PC card mode : active high
True-IDE mode : active low
Xm0WEata Xm0WEata
O
Write enable strobe
PC card mode : output enable strobe for memory
True-IDE mode: VCC.
XhiCSn_sub
Xm0OEn
XhiADR[10]
O
Read strobe for I/O mode
UDMA mode : host strobe
XhiWEn
Xm0WEn
XhiADR[11]
O
Write strobe for I/O mode
Xm0ADDR[0]
XhiADDR[0],
XuRXD[2],
XmmcDATA1[4]
O
Xm0ADDR[1]
XhiADDR[1],
XuTXD[2],
XmmcDATA1[5]
O
Xm0ADDR[2]
XhiADDR[2],
XmmcDATA1[6],
XuRXD[3]
O
CF card address
PC card mode : full address use
True-IDE mode : only ADDR[2:0] use,
The other address line is connected to GND.
44







Summary :

Indirect mode Direct mode (UDMA mode only) I/O Description XhiCSn Xm0CSn[4] XhiADR[8] O Card enable strobe PC card mode : lower byte enable strobe True-IDE mode : chip selection (nCS0) XhiCSn_main Xm0CSn[5] XhiADR[9] O Card enable strobe PC card mode : higher byte enable strobe True-IDE mode : chip selection (nCS1) Xm0REGata Xm0REGata XhiADDR[6] O Register in CF card strobe PC card mode : It is used for accessing register in CF card True-IDE mode : DMA Acknowledge Xm0OEata Xm0OEata O Output enable strobe PC card mode : output enable strobe for memory True-IDE mode : GND.


Tags : enable,trueide,direct,memory,controller,bit,control,output,indirect,address,chip,udma,only





Terms    |    Link pdf-search-files.com    |    Site Map
   |    Content Removal Notice   
   |    Contact   

All books are the property of their respective owners.
Please respect the publisher and the author for their creations if their books copyrighted