This document is a cache from http://www.rose-hulman.edu/Users/faculty/simoni/cadence/Figures/mshelp.pdf

# Cadence® Mixed-Signal Circuit Design Environment User Guide

Document source : www.rose-hulman.edu

 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 All Pages

Cadence Mixed-Signal Circuit Design Environment User Guide
Running a Mixed-Signal Simulation
October 2003
174
Product Version 5.0
end
initial begin
#2418 tx[3] = 1'b1;
#17 tx[3] = 1'b0;
end
initial begin
#1558 tx[6] = 1'b1;
#17 tx[6] = 1'b0;
end
initial begin
#1597 tx[7] = 1'b1;
#17 tx[7] = 1'b0;
end
initial begin
#37 precharge = 1'b1;
#11 precharge = 1'b0;
#27 precharge = 1'b1;
#11 precharge = 1'b0;
#333 precharge = 1'b1;
#11 precharge = 1'b0;
#38 precharge = 1'b1;
#11 precharge = 1'b0;
#27 precharge = 1'b1;
#11 precharge = 1'b0;
end
endmodule
If Generate Test Fixture Template on the Verilog HNL Netlisting Options form is set to Verimix,
the HNL testfixture files (
testfixture.template
and
testfixture.verimix
) are
automatically generated at netlisting time.
The testfixture.verimix File
The
testfixture.verimix
file is the stimulus file that is included by the
testfixture.template
file. The stimulus file is kept separate to prevent overwriting when
the
testfixture.template
file is regenerated. Do not use OSS naming conventions in
the Verilog HNL
testfixture.verimix
file, because name mapping is not used on the
testfixture.verimix
file, unlike with the FNL
testfixture.template
file. Use
Verilog design names directly in the
testfixture.verimix
file.
Testfixture files cannot be shared between FNL and HNL. The formats of the files are not
compatible.
To switch from HNL to FNL using the same simulation directory, replace the HNL
testfixture.template
with the FNL
testfixture.template
.

 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 All Pages

Summary :

## Cadence Mixed-Signal Circuit Design Environment User Guide Running a Mixed-Signal Simulation October 2003 174 Product Version 5.0 end initial begin #2418 tx[3] = 1'b1; The testfixture.verimix File The testfixture.verimix file is the stimulus file that is included by the testfixture.template file.

Tags : 1b1,1b0,testfixtureerimix,testfixturetemplate,hnl,end,fnl,begin,initial,erilog,files,tx6,use
Related Documents

 Terms    |    Link pdf-search-files.com    |    Site Map    |    Contact    All books are the property of their respective owners. Please respect the publisher and the author for their creations if their books copyrighted © 2009 pdf-search-files.com